发明名称 Low-power, low-voltage four-quadrant analog multiplier, particularly for neural applications
摘要 A multiplier presenting four multiplying branches, each formed by a buffer transistor and by two input transistors arranged in series to one another and connected between two output nodes and a common node. A biasing branch presents a diode-connected forcing transistor with its gate terminal connected to the gate terminal of all the buffer transistors, and its source terminal connected to the common node. The forcing transistor forces the input transistors to operate in the triode (linear) region, i.e., as voltage-controlled resistors, so that they conduct a current linearly proportional to the voltage drop between the respective source and gate terminals, and the currents through the output nodes are proportional to the input voltages applied to the control terminals of the input transistors. By cross-coupling the multiplying branches to the output nodes and subtracting the two output currents, a current is obtained which is proportional to the product of the two input voltages.
申请公布号 US5805007(A) 申请公布日期 1998.09.08
申请号 US19960721870 申请日期 1996.09.27
申请人 SGS-THOMSON MICROELECTRONICS S.R.L. 发明人 COLLI, GIANLUCA
分类号 G06G7/163;(IPC1-7):G06F7/44;G06G7/16 主分类号 G06G7/163
代理机构 代理人
主权项
地址