发明名称 System and method for maintaining network synchronization utilizing digital phase comparison techniques with synchronous residual time stamps
摘要 A network node destination module for ensuring proper reception and transmission of information over a network having an optional network reference clock including an input stage for receiving the information, a synchronous residual time stamp (SRTS) timing control stage for implementing digital phase comparison techniques utilizing the network reference clock, and a clock generation stage for generating a transmit clock in response to a control value generated by the SRTS timing control stage. The SRTS timing control stage maintains a constant phase offset between the receive clock of the source node and the transmit clock of the destination node. The SRTS timing control stage includes an RTS sample generator for generating a local RTS sample for comparison with the source RTS sample to determine a current phase offset between the source and clocks. The current phase offset is then compared to a target phase offset stored in a phase register to generate a control value. The clock generation stage adjusts the transmit clock in response to a filtered control value and transmits the source data to the destination CPE at the adjusted transmit clock frequency. By maintaining a constant phase offset, the frequencies of the receive clock of the source node and the transmit clock of the destination node are synchronized, thereby providing CBR service. In addition to performing SRTS clock recovery techniques, the destination module may also be configured to perform adaptive clock recovery (ACR) and synchronous network clock (SNC) techniques.
申请公布号 US5822383(A) 申请公布日期 1998.10.13
申请号 US19950573197 申请日期 1995.12.15
申请人 CISCO TECHNOLOGY, INC. 发明人 MUNTZ, GARY S.;JACOBS, STEVEN E.;FEDORKOW, GUY
分类号 H04J3/06;H04L12/56;H04Q11/04;(IPC1-7):H04L7/04 主分类号 H04J3/06
代理机构 代理人
主权项
地址