发明名称 |
Conditional move using a compare instruction generating a condition field |
摘要 |
An apparatus for use in a computer system comprises a first storage area and a circuit, coupled to the first storage area, configured to perform a comparison of a data element A with a data element B. In response to a single instruction, the circuit performs the comparison and outputs a condition field of at least one bits when the comparison of A and B is TRUE, or else the circuit outputs the ones-complement of the condition field when the comparison of A and B is FALSE. The circuit may be used in conjunction with a sequence of instructions to select bits from a first data element and bits from a second data element using the one or more condition field bits.
|
申请公布号 |
US5991874(A) |
申请公布日期 |
1999.11.23 |
申请号 |
US19960660094 |
申请日期 |
1996.06.06 |
申请人 |
INTEL CORPORATION |
发明人 |
MILLS, JACK D.;ALPERT, DONALD |
分类号 |
G06F9/30;G06F9/315;G06F9/38;(IPC1-7):G06F7/00;G06F7/38 |
主分类号 |
G06F9/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|