| 摘要 |
<p>A process-insensitive, highly-linear, constant transconductance circuit 100 employs a CMOS multiplier M3, M4, M5 and M6, in the signal path that is offset biased with a specific combination of currents to compensate for variations in transconductance due to resistor processing variations. <IMAGE></p> |
