| 摘要 |
PROBLEM TO BE SOLVED: To shorten a test time of a memory test circuit. SOLUTION: This circuit is constituted of a test circuit in a memory detecting failure in a specific address in each memory-macro and a test circuit between memories detecting failure at the same address and the same bit position between a plurality of memory-macros.
|
