发明名称 PLOTTING PROCESSOR AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To make a plurality of engines process simultaneously, if there is no context in the execution results of the plurality of engines, thereby significantly improving hardware acceleration effect. SOLUTION: A CPU 2 produces command lists CM1, CM3, on the basis of map data, and stores the lists in a memory 6. A first and a second graphics engines 3, 4 perform arithmetic processing based on the lists CM1, CM3, and stores a plotting result in a frame buffer 6a. At the same time, the CPU 2 produces command lists CM2, CM 4 based on new map data and stores the lists in the memory 6. An image output part 5 displays a map obtained from the plotting result on a monitor 9. At that time, the first and the second graphics engines 3, 4 read the lists CM2, CM4, perform image arithmetic processing, and store the plotting result in a frame buffer 6b. The image output part 5 displays a map obtained from the plotting result on the monitor 9. These steps are repeated, to display a car navigation map on the monitor 9. COPYRIGHT: (C)2004,JPO
申请公布号 JP2004126928(A) 申请公布日期 2004.04.22
申请号 JP20020289928 申请日期 2002.10.02
申请人 RENESAS TECHNOLOGY CORP 发明人 IMAI TAKAAKI;NAKAMURA ATSUSHI;HAMAZAKI HIROYUKI;MIYAMOTO TAKASHI;OMURA KENICHIRO;SATO JUN
分类号 G06F9/38;G06T15/00;G06T17/05;(IPC1-7):G06T15/00;G06T17/50 主分类号 G06F9/38
代理机构 代理人
主权项
地址