发明名称 |
Semiconductor memory device having a double data rate (DDR) mode and utilizing a plurality of comparison circuits to prevent errors due to a late write function |
摘要 |
A semiconductor memory device having a double data rate (DDR) mode includes a first comparison logic circuit comparing the lower bits of a specified memory address for a reading operation with the lower bits of a specified memory address for a preceding writing operation, a second comparison logic circuit detecting if bits other than the lower bits match, and a third comparison logic circuit detecting that, when a match is obtained from the second comparison logic circuit, the lower bits of the specified memory address or a secondary memory address such as a burst address for the reading operation match the lower bits of the specified memory address or secondary memory address for the preceding writing operation. The device may have a late write function and a register may be provided to latch single data rate (SDR)/DDR mode information.
|
申请公布号 |
US6725325(B2) |
申请公布日期 |
2004.04.20 |
申请号 |
US20010005361 |
申请日期 |
2001.12.07 |
申请人 |
RENESAS TECHNOLOGY CORP. |
发明人 |
NISHIYAMA MASAHIKO;MITSUMOTO KINYA;AGARI TAKESHI |
分类号 |
G11C11/413;G06F12/00;G06F12/16;G11C7/10;G11C7/22;G11C11/407;G11C11/41;(IPC1-7):G06F13/00;G06F13/28;G11C11/408 |
主分类号 |
G11C11/413 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|