| 摘要 |
PURPOSE:To enable line identification, by making different the virtual random signal applied to other channel by a given phase, to the virtual random signal applied to the reference channel. CONSTITUTION:The signal inserted with the frame synchronising signal FS and converted in speed is separated into two systems with a serial-parallel conversion circuit SP. Further, one channel is scrambled with the virtual random signal generator PN1 at a scramble circuit SCR1. Other channel is scrambled with the signal delayed at a delay circuit DL1. Further, by keeping the delay time between the delay circuit DL1 at the transmission side and the delay circuit DL2 at the reception side equal each other, reception and reproduction can be made for correct line only. |
