发明名称 SEMICONDUCTOR LOAD CIRCUIT
摘要 PURPOSE:To prevent dispersion in access time at readout, by turning off a P(N) channel MOS transistor (TR) at the application of gate write-in signal and turning on it at non-write-in. CONSTITUTION:Load elements 17,18 are P channel MOSFETs, the gate voltage is at ground potential at readout to be turned on. Thus, 17,18 are biased to unsaturated region normally, act like mere resistors, resulting that the dispersion in the threshold voltage can not give any effect on a common data line potential. At write-in, the MOS TRs17,18 turn off through the application of write-in signal to a terminal 44 to cut off the current flowing from Vcc. Thus, a line to be at low level out of common data lines 110,111 is easily at a low potential. Thus, the dispersion in the access time can be avoided.
申请公布号 JPS57117181(A) 申请公布日期 1982.07.21
申请号 JP19810187029 申请日期 1981.11.24
申请人 HITACHI SEISAKUSHO KK 发明人 MASUHARA TOSHIAKI;MINATO OSAMU;SASAKI TOSHIO;KUBO SEIJI
分类号 G11C11/41;G11C7/10;G11C11/417 主分类号 G11C11/41
代理机构 代理人
主权项
地址
您可能感兴趣的专利