发明名称 INTERRUPTION SYSTEM
摘要 PURPOSE:To shorten the time when peripheral devices are in the interruption pending state and to improve the effective use rate of peripheral devices, by making it possible that another central processing device executes the interruption processing instead of a central processing device which indicates the start. CONSTITUTION:When indicated operations are completed, a peripheral device sets an all device designation flip-flop (FF) 261 and requests an interruption and sets an interruption permission waiting FF 270. Since all device designation FF is set, all central processing devices receive this interruption request, and they start an interruption permission transmitting circuit if their own interruption inhibiting FFs 170 are reset. In case that plural central processing devices are in the interruption acceptable state, they transmit bus use requests, and a central processing device to which the use permission of the bus is given as the result of the priority control due to a bus controller connected to the bus returns the interruption permission to the peripheral device.
申请公布号 JPS57212548(A) 申请公布日期 1982.12.27
申请号 JP19810097495 申请日期 1981.06.25
申请人 OKI DENKI KOGYO KK 发明人 NOJIMA HIROMI;ICHIURA NOBORU;HIRUKO TAKAHIKO
分类号 G06F9/46;G06F13/26 主分类号 G06F9/46
代理机构 代理人
主权项
地址