发明名称 DATA PROCESSOR
摘要 <p>PURPOSE:To decrease the breakdown time in a system crush mode by using a memory means for rerise to shunt and store the contents of a main memory corresponding to initialization. CONSTITUTION:This data processor is provided with a main memory 1, a central processor 2, peripheral processors 3 and 4, auxiliary memories 5-7 and an auxiliary memory 8 a part of which forms a memory means for rerise. In an operation mode of the processor, a system crush occurs and the data processing operation is stopped. Under such conditions, the memory contents obtained after initialization and shunted and stored in the memory 8 are stored immediately again in the memory 1 via the ''main memory restorage procedure'' and then reset to a ''system ready'' state after the ''matching processing'' procedure which secures matching between the hardware state of the processor 2 and the state of the memory 1. Thus the processor 2 can restart a data processing operation.</p>
申请公布号 JPS60193027(A) 申请公布日期 1985.10.01
申请号 JP19840048726 申请日期 1984.03.14
申请人 NIPPON DENKI KK 发明人 YOKOYAMA YASUSHI
分类号 G06F1/24;G06F1/00 主分类号 G06F1/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利