发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 <p>PURPOSE:To set up the potential of respective common source lines to respective optimum values by dividing the common source lines in every plural memory arrays and connecting a variable impedance means between each common source line and an earth potential point of a circuit. CONSTITUTION:The common source lines CS1-8 are separately connected to the memory arrays M-ARY1-8. When a memory cell for writing exists out of respective memory arrays, the potential of respective common source lines are determined in accordance with writing current formed on the basis of a constant voltage formed by a writing circuit. Therefore, writing current for only one memory cell is always made to flow into the common source lines of the writing memory array and the potential of the common source lines can be set up to their optimum values only by the composite impedance of the MOSFETs Q10, Q11' and the writing current.</p>
申请公布号 JPS60212898(A) 申请公布日期 1985.10.25
申请号 JP19840067706 申请日期 1984.04.06
申请人 HITACHI SEISAKUSHO KK 发明人 FURUSAWA KAZUNORI;MUTOU TADASHI
分类号 G11C16/06;G11C17/00 主分类号 G11C16/06
代理机构 代理人
主权项
地址