发明名称 BUS TRANSMITTER HAVING CONTROLLED TRAPEZOIDAL SLEW RATE
摘要 A transmitter circuit for transmitting a digital data signal over a bus in a digital data processing system includes a MOSFET bus driver transistor having a gate to drain capacitance CGD which substantially dominates other capacitances at the gate terminal. The bus driver transistor is driven by a buffer circuit having pull-up and pull-down transistors current through which is controlled by current sources. The gate terminal of the driver transistor is connected to, and controlled by, the node between the pull-up and pull-down transistors. The drain terminal of the driver transistor is connected to, and controls, a bus line. To assert a signal on the bus line, the pull-up transistor is turned on to drive current into the node at a rate governed by the current source, which increases the voltage level of the node. When the voltage level of the node reaches the driver transistor's threshold level, the driver transistor begins to turn on, allowing the voltage level of the bus line to drop. Contemporaneously, current flows into the node from the bus line through the driver transistor's high gate to drain capacitance, thereby limiting the voltage level of the node, and thus the current flow through the driver transistor. Thus, current flows through the driver transistor from the bus line in a manner controlled, in part, by the voltage level on the bus line. In negating a signal on the bus line, the operations are similar, with current flowing out of the node through the pull-down transistor and the driver transistor's gate to drain capacitance.
申请公布号 CA1292521(C) 申请公布日期 1991.11.26
申请号 CA19880566114 申请日期 1988.05.06
申请人 DIGITAL EQUIPMENT CORPORATION 发明人 GRONDALSKI, DAVID S.
分类号 G06F3/00;H03K4/94;H03K17/16;H03K17/687;H03K19/003;H03K19/0175;H03K19/0185;H03K19/0948;H04L25/02 主分类号 G06F3/00
代理机构 代理人
主权项
地址