发明名称 |
Process for the simultaneous fabrication of high-and-low-voltage semiconductor devices, integrated circuit containing the same, systems and methods |
摘要 |
An integrated process is shown for the fabrication of one or more of the following devices: (n-) and (p-) channel low-voltage field-effect logic transistors (139/140); (n-) and (p-) channel high-voltage insulated-gate field-effect transistors (141, 142) for the gating of an EEPROM memory array or the like; a Fowler-Nordheim tunneling EEPROM cell (143); (n-) and (p-) channel drain-extended insulated-gate field-effect transistors (144, 145); vertical and lateral annular DMOS transistors (146, 147); a Schottky diode (148); and a FAMOS EPROM cell (149). A "non-stack" double-level poly EEPROM cell (676) with enhanced reliability (676) is also disclosed. |
申请公布号 |
US5296393(A) |
申请公布日期 |
1994.03.22 |
申请号 |
US19920924388 |
申请日期 |
1992.08.03 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
SMAYLING, MICHAEL C.;HUTTER, LOUIS;FALESSI, GEORGES;TODD, JAMES R.;TORRENO, MANUEL |
分类号 |
H01L21/8238;H01L21/8247;H01L27/092;H01L27/105;(IPC1-7):H01L21/265 |
主分类号 |
H01L21/8238 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|