摘要 |
An integrated circuit for generating targeted bitlength manipulation of a transmitter for output of a serial datastream. A control unit (5) provides instructions regarding respective partial bits in a form of a partial bit vector (7) depending on bit statuses to be sent, and determines bitlengths for the serial datastream for output (9) to a wire or a signaling converter. The datastream (9) is generated using two partial bit register chains (14a-d, 15a-d), whose serial outputs (16, 17) are connected using a joining gate.
|