发明名称 PROCESSORS, METHODS, AND SYSTEMS TO IMPLEMENT PARTIAL REGISTER ACCESSES WITH MASKED FULL REGISTER ACCESSES
摘要 A method includes receiving a packed data instruction indicating a first narrower source packed data operand and a narrower destination operand. The instruction is mapped to a masked packed data operation indicating a first wider source packed data operand that is wider than and includes the first narrower source operand, and indicating a wider destination operand that is wider than and includes the narrower destination operand. A packed data operation mask is generated that includes a mask element for each corresponding result data element of a packed data result to be stored by the masked packed data operation. All mask elements that correspond to result data elements to be stored by the masked operation that would not be stored by the packed data instruction are masking out. The masked operation is performed using the packed data operation mask. The packed data result is stored in the wider destination operand.
申请公布号 US2017109164(A1) 申请公布日期 2017.04.20
申请号 US201615331940 申请日期 2016.10.24
申请人 lntel Corporation 发明人 Grochowski Edward T.;Sotoudeh Seyed Yahya;Guy Buford M.
分类号 G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项 1. A processor comprising: a decode unit to map a packed data instruction that is to indicate at least a first narrower source packed data operand and a narrower destination operand to a masked packed data operation that is to indicate at least a first wider source packed data operand that is to be wider than and is to include the first narrower source packed data operand, and that is to indicate a wider destination operand that is to be wider than and is to include the narrower destination operand; and an execution unit coupled with the decode unit, the execution unit to perform the masked packed data operation with a packed data operation mask, the packed data operation mask to include a mask element for each corresponding result data element of a packed data result that is to be stored by the masked packed data operation, wherein all mask elements that correspond to result data elements to be stored by the masked packed data operation that would not be stored by the packed data instruction are to be masking out, the execution unit to store the packed data result in the wider destination operand.
地址 Santa Clara CA US