发明名称 |
MITIGATION SCHEME FOR SRAM FUNCTIONALITY |
摘要 |
An system and method are configured to degrade a memory cell PFET voltage based on a sensor reading of a current operating point. This will enable additional control over the SRAM device, particularly during a write operation. In one embodiment, a system of SRAM memory devices is configured as a smart sensor with real-time corrective circuit action. The system and method samples write and read timing operations and is adaptable by performing real-time corrective action. The degrading of PFET voltage to reduce it strength and improve write characteristics include an implementation that includes a charge pump controllable for altering by decreasing a voltage applied to the PFET of a selected memory cell. In a further embodiment, an edge detector is built into the circuit that real-time assesses the strength of the memory write operation. In a further implementation, control logic functions as a Finite State Machine. |
申请公布号 |
US2017103817(A1) |
申请公布日期 |
2017.04.13 |
申请号 |
US201514881718 |
申请日期 |
2015.10.13 |
申请人 |
International Business Machines Corporation |
发明人 |
Drake Alan J.;Joshi Rajiv V. |
分类号 |
G11C29/12;G11C11/418;G11C29/00;G11C11/419 |
主分类号 |
G11C29/12 |
代理机构 |
|
代理人 |
|
主权项 |
1. A memory system comprising:
an array of memory cells, each memory cell comprising a programmable memory cell providing first true bit signal and complement bit signal outputs representing a stored bit value; a control circuit applying control signals for selecting a memory cell and controlling bit value write or read operations performed on the selected memory cell; a detection circuit for detecting a strength of a signal transitioning in to or out from the selected memory cell; a variable voltage source for applying a supply voltage to said selected memory cell when performing a write or read operation, said supply voltage applied modifying the strength of said selected memory cell in accordance with said detected signal strength. |
地址 |
Armonk NY US |