发明名称 Method and system for reconfigurable parallel lookups using multiple shared memories
摘要 Embodiments of the present invention relate to multiple parallel lookups using a pool of shared memories by proper configuration of interconnection networks. The number of shared memories reserved for each lookup is reconfigurable based on the memory capacity needed by that lookup. The shared memories are grouped into homogeneous tiles. Each lookup is allocated a set of tiles based on the memory capacity needed by that lookup. The tiles allocated for each lookup do not overlap with other lookups such that all lookups can be performed in parallel without collision. Each lookup is reconfigurable to be either hash-based or direct-access. The interconnection networks are programmed based on how the tiles are allocated for each lookup.
申请公布号 US9620213(B2) 申请公布日期 2017.04.11
申请号 US201314142511 申请日期 2013.12.27
申请人 Cavium, Inc. 发明人 Tran Anh T.;Schmidt Gerald;Daniel Tsahi;Shrivastava Saurabh
分类号 G06F13/00;G11C15/04;H03K19/177;H04L12/741;G06F12/0864;H04L12/743 主分类号 G06F13/00
代理机构 Haverstock & Owens LLP 代理人 Haverstock & Owens LLP
主权项 1. A system on-chip configured to support N parallel lookups using a pool of shared memories, the system on-chip comprising: a pool of T×M shared memories are grouped into T tiles; M index converters for each of N lookup paths; a central reconfigurable interconnect fabric for connecting N input ports to the T tiles; an output reconfigurable interconnect fabric for connecting the T tiles to N output ports; and N output result collectors, wherein each of the N output result collectors is per one lookup path, wherein the system on-chip is configured to perform N parallel lookups against the pool of T×M shared memories along the N lookup paths, wherein N, T and M are positive integer values.
地址 San Jose CA US