Burst mode read controllable SRAM

摘要

A static random access memory (SRAM) includes an array of storage cells arranged as rows and columns and a read controller to manage reading from the storage cells. The array of storage cells includes word lines that correspond to the rows and bit lines that correspond to the columns. The read controller is configured to receive a precharge signal and a word line signal and identify consecutive reads from storage cells accessed via a same one of the word lines. The read controller is further configured to, based on the precharge signal and the word line pulse signal indicating that the SRAM is to operate in a partial burst mode, precharge the bit lines no more than once during the consecutive reads and charge the same one of the word lines after each read of the consecutive reads.

主权项

1. A static random access memory (SRAM), comprising:
an array of storage cells arranged as rows and columns, and comprising word lines that correspond to the rows and bit lines that correspond to the columns; and a read controller to manage reading from the storage cells, the read controller configured to:
receive a precharge signal and a word line pulse signal;identify consecutive reads from storage cells accessed via a same one of the word lines; andbased on the precharge signal and the word line pulse signal indicating that the SRAM is to operate in a partial burst mode, precharge the bit lines no more than once during the consecutive reads, and charge the same one of the word lines after each read of the consecutive reads.