| 摘要 |
SRAM with a write assist circuit that responds to an indication that a write operation on a modeled memory cell is successful by releasing a negative bit line boost. The write assist circuit comprises a capacitance, of which one terminal is connected to a discharged bit line during a write operation and of which the other terminal is floated to terminate a negative bit line boost on completion of a write operation to the modeled memory cell. |
