MULTI-NULLIFICATION

摘要

Apparatus and methods are disclosed for nullifying memory store instructions and one or more registers identified in a target field of a nullification instruction. In some examples of the disclosed technology, an apparatus can include memory and one or more block-based processor cores configured to fetch and execute a plurality of instruction blocks. One of the cores can include a control unit configured, based at least in part on receiving a nullification instruction, to obtain an instruction identification for a memory access instruction of a plurality of memory access instructions and a register identification of at least one of a plurality of registers, based on a first and second target fields of the nullification instruction. The at least one register and the memory access instruction associated with the instruction identification are nullified. Based on the nullified memory access instruction, a subsequent memory access instruction is executed.

主权项

1. An apparatus comprising a block-based processor, the block-based processor comprising:
one or more processing cores configured to fetch and execute a plurality of instruction blocks; and a control unit configured, based at least in part on receiving a nullification instruction, to nullify at least two block outputs.