发明名称 |
Implementing system irritator accelerator FPGA unit (AFU) residing behind a coherent attached processors interface (CAPI) unit |
摘要 |
A method and apparatus are provided for implementing system irritator accelerator field programmable gate array (FPGA) Units (AFUs) residing behind a Coherent Attached Processors Interface (CAPI) unit in a computer system. An AFU is implemented in an FPGA residing behind the CAPI unit, the AFU includes a system irritator accelerator. A processor configures the AFU and enables the AFU system irritator to execute. The AFU system irritator is replicated to create additional irritation and is re-programmable. |
申请公布号 |
US9600618(B2) |
申请公布日期 |
2017.03.21 |
申请号 |
US201514696787 |
申请日期 |
2015.04.27 |
申请人 |
International Business Machines Corporation |
发明人 |
Greenwood Jason D.;McJunkin Steven D.;Schardt Paul E.;Tuen Nathaniel K. |
分类号 |
G06F17/50;G01R31/3185 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
Pennington Joan |
主权项 |
1. A method for implementing system irritator accelerator field programmable gate array (FPGA) Units (AFUs) residing behind a Coherent Attached Processors Interface (CAPI) unit in a computer system comprising:
providing a system processor; providing an accelerator function unit (AFU) implemented in a field programmable gate array (FPGA) residing behind a Coherent Attached Processors Interface (CAPI) unit; providing a plurality of AFU irritators including a read memory irritator, a write memory irritator, a cache injection irritator, an interrupt irritator, and scratch pad memory irritator implementing an AFU system irritator in said AFU; said system processor performing the steps of: configuring the AFU and enabling said AFU system irritator to execute irritation testing and verifying a design; replicating said AFU system irritator to create additional irritation testing and said AFU system irritator being re-programmable. |
地址 |
Armonk NY US |