发明名称 Resistive change memory including current limitation circuit
摘要 A semiconductor integrated circuit includes: first and second wiring lines; resistive change memories disposed intersection regions of the first and second wiring lines; and a control circuit controlling the first and second drivers to select one of the first wiring lines and one of the second wiring lines, the control circuit changing a resistance of the selected one of the resistive change memories from the first resistive state to the third resistive state, and then changing the resistive state of the selected one of the resistive change memories from the third resistive state to the second resistive state.
申请公布号 US9601196(B2) 申请公布日期 2017.03.21
申请号 US201514854361 申请日期 2015.09.15
申请人 Kabushiki Kaisha Toshiba 发明人 Zaitsu Koichiro
分类号 G11C11/00;G11C11/36;G11C13/00 主分类号 G11C11/00
代理机构 Finnegan, Henderson, Farabow, Garrett & Dunner LLP 代理人 Finnegan, Henderson, Farabow, Garrett & Dunner LLP
主权项 1. A semiconductor integrated circuit comprising: a plurality of first wiring lines; a plurality of second wiring lines crossing the first wiring lines; a plurality of resistive change memories disposed at intersection regions of the first wiring lines and the second wiring lines, the resistive change memories each including a first electrode connected to a corresponding one of the first wiring lines, a second electrode connected to a corresponding one of the second wiring lines, and a resistive change layer disposed between the first electrode and the second electrode, a resistance between the first electrode and the second electrode being changeable among a first resistive state, a second resistive state, and a third resistive state, the second resistive state having a resistance greater than a resistance of the first resistive state, the third resistive state having a resistance lower than the resistance of the first resistive state, the resistive change memories having a first memory state in which the resistance between the first electrode and the second electrode is in the first resistive state, and a second memory state in which the resistance between the first electrode and the second electrode is in the second resistive state; a first driver configured to drive the first wiring lines; a second driver configured to drive the second wiring lines; and a control circuit configured to control the first driver and the second driver, the control circuit controlling the first driver and the second driver to select one of the first wiring lines and one of the second wiring lines for selecting one of the resistive change memories, and to program the selected one of the resistive change memories from the first memory state to the second memory state through the third resistive state, wherein one of the first driver and the second driver includes a plurality of first transistors corresponding to ones of the first wiring lines and the second wiring lines, drains of the first transistors being connected to corresponding ones of the first wiring lines and the second wiring lines, and sources of the first transistors being connected to a first power supply.
地址 Tokyo JP