| 摘要 |
The proposed apparatus comprises a plurality of metallization layers, each comprising a plurality of electrically conductive lines (601, 602, 603, 604), and correlated electron switches (610, 620, 630) to selectively provide connection between different conductive lines of the metallization layers, particularly in a three-dimensional cross-point array memory configuration. |
