发明名称 SILICON-ON-INSULTOR CHIP WITH IMPROVED HARMONICS AND LINEARITY, AND DESIGN METHOD THEREOF
摘要 In one aspect a circuit including a switch transistor (101) and an auxiliary transistor (102) is disposed on an insulating layer. The switch transistor (101) includes a gate terminal (101G), a source terminal (101S), a drain terminal (101D) and a body terminal (101B). The auxiliary transistor (102) includes a gate terminal (102G), a source terminal (102S), and a drain terminal (102D). The body terminal (101B) of the switch transistor is coupled to one of the source terminal of the auxiliary transistor or the drain terminal (102D) of the auxiliary transistor, and the gate terminal (102G) of the auxiliary transistor is shorted to a low impedance node of the switch transistor. The source (101S) and the drain (101D) terminals of the switch transistor are specific examples of such a low impedance node of the switch transistor. Also described is a method of designing a circuit.
申请公布号 EP3142146(A1) 申请公布日期 2017.03.15
申请号 EP20150184391 申请日期 2015.09.09
申请人 Nokia Technologies Oy 发明人 NOHRA, George
分类号 H01L27/12;H03K17/16;H03K17/687 主分类号 H01L27/12
代理机构 代理人
主权项
地址