发明名称 プログラム、情報処理装置および設計検証方法
摘要 A computation unit locates data of a first component in a first circuit, as well as data of a second component in the second circuit. The computation unit then obtains data of a first portion of the first circuit by tracing wiring lines from component to component in the first circuit, with the first component as the start point. Similarly the computation unit obtains data of a second portion of the second circuit by tracing wiring lines from component to component in the second circuit, with the second component as the start point. The computation unit outputs data indicating differences between the first portion and second portion, based on the obtained data of the first portion and the obtained data of the second portion.
申请公布号 JP6089849(B2) 申请公布日期 2017.03.08
申请号 JP20130060954 申请日期 2013.03.22
申请人 富士通株式会社 发明人 馬場 祐次
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址