发明名称 DATA PROCESSING DEVICE
摘要 A microcomputer provided on a rectangular semiconductor board has memory interface circuits. The memory interface circuits are separately disposed in such positions as to extend along the peripheries of the semiconductor board on both sides from one corner as a reference position. In this case, limitations to size reduction imposed on the semiconductor board can be reduced compared with a semiconductor board having memory interface circuits only on one side. Respective partial circuits on each of the separated memory interface circuits have equal data units associated with data and data strobe signals. Thus, the microcomputer has simplified line design on a mother board and on a module board.
申请公布号 US2017062020(A1) 申请公布日期 2017.03.02
申请号 US201615351580 申请日期 2016.11.15
申请人 RENESAS ELECTRONICS CORPORATION 发明人 BETSUI Takafumi;TAOKA Naoto;SUWA Motoo;MATSUI Shigezumi;SUGITA Norihiko;FUKUSHIMA Yoshiharu
分类号 G11C5/04;G11C5/06;H01L25/18;H01L23/00;H05K1/18;H01L23/498 主分类号 G11C5/04
代理机构 代理人
主权项 1. A semiconductor device, comprising: a semiconductor chip having a main surface including a first chip side, a second chip side opposite to the first chip side, a third chip side crossing to the first and second chip sides, a fourth chip side opposite to the third chip side and also crossing to the first and second chip sides, a first chip corner defined by the first and third chip sides, a second chip corner defined by the second and fourth chip sides, a third chip corner defined by the second and third chip sides, and a fourth chip corner defined by the first and fourth chip sides, wherein the semiconductor chip has a first data unit, a second data unit, a first data strobe, a second data strobe, a first clock unit, and a second clock unit, wherein, in plan view, the first data unit, the first data strobe and the first clock unit are arranged closer to the first chip side than the second chip side, and wherein, in plan view, the second data unit, the second data strobe and the second clock unit are arranged closer to the third chip side than the fourth chip side.
地址 Tokyo JP
您可能感兴趣的专利