A clock generation circuit is operative to disable and enable a plurality of output clock signals while maintaining predetermined phase relationships between the clock signals. A reference clock signal is divided by a factor of at least two, to generate a master clock signal. A plurality of phase circuits, each independently enabled, generates a plurality of output clock signals by dividing the reference clock signal. The output clock signals have predetermined phase relationships relative to each other. Each phase circuit is enabled synchronously to a synchronization edge of the master clock signal. A synchronization circuit associated with each phase circuit ensures synchronization with the master clock signal by outputting a phase circuit enable signal only upon the conditions of a clock enable signal associated with the output clock being asserted and the receipt of a predetermined number of master clock signal synchronizing edges.
申请公布号
EP3134794(A1)
申请公布日期
2017.03.01
申请号
EP20150716805
申请日期
2015.04.16
申请人
Telefonaktiebolaget LM Ericsson (publ)
发明人
LINTONEN, Mikko;KOHOLA, Jukka;PESSA, Marko;VARKKI, Olli