发明名称 |
Asynchronous clock generation for time-interleaved successive approximation analog to digital converters |
摘要 |
A clock generator includes: a first input to receive a global clock signal; a second input to receive a completion signal; a third input to receive differential outputs in a conversion cycle from a comparator; and a logic circuit configured to generate a control clock signal based at least in part on the global clock signal and the differential outputs, and to provide the control clock signal to the comparator for a next conversion cycle; and wherein the logic circuit is also configured to disable the control clock signal in response to the completion signal indicating a completion of required conversion cycles in a conversion phase. |
申请公布号 |
US9584144(B1) |
申请公布日期 |
2017.02.28 |
申请号 |
US201615135073 |
申请日期 |
2016.04.21 |
申请人 |
XILINX, INC. |
发明人 |
Zhou Lei;Hedayati Hiva |
分类号 |
H03M1/38;H03M1/00;H03K5/15;H03K19/00;H03M1/46;H03M1/12 |
主分类号 |
H03M1/38 |
代理机构 |
|
代理人 |
Chan Gerald;Maunu LeRoy D. |
主权项 |
1. A clock generator, comprising:
a first input to receive a global clock signal; a second input to receive a completion signal; a third input to receive differential outputs in a conversion cycle from a comparator; and a logic circuit configured to generate a control clock signal based at least in part on the global clock signal and the differential outputs, and to provide the control clock signal to the comparator for a next conversion cycle; wherein the logic circuit is also configured to disable the control clock signal in response to the completion signal indicating a completion of required conversion cycles in a conversion phase, and enable the control clock signal in response to the global clock signal indicating a sampling phase. |
地址 |
San Jose CA US |