主权项 |
1. A display device comprising:
a plurality of pixels including a pixel transistor respectively, a plurality of scanning signal lines supplying a scanning signal to the plurality of pixels respectively, a driving circuit sequentially applying the scanning signal to the plurality of scanning lines, and four clock signal lines including a first clock signal line, a second clock signal line, a third clock signal line and a fourth clock signal line, wherein the scanning signal has an active potential which is able to turn on a pixel transistor and the non-active potential which is able to turn off the pixel transistor, wherein the plurality of scanning signal lines are arranged in order of a first scanning signal line, a second scanning signal line and a third scanning signal line, wherein the driving circuit comprises a first output circuit configured to output the active potential to the first scanning signal line, wherein four clock signal lines become the active potential in order of the first clock signal line, the second clock signal line, the third clock signal line and the fourth clock signal line, wherein a period of the active potential of four clock signal lines are not overlapped each other, wherein the first output circuit comprises a first output transistor, the first output transistor has a gate, an input and an output, the gate of the first output transistor is connected to a first node, the output of the first output transistor is connected to the first scanning signal line for outputting the active potential to the first scanning signal line and the input is connected to the second clock signal line, and when the first node is the active potential, the first output transistor outputs the second clock signal to the first scanning signal line; and wherein the first output circuit further comprises a second output transistor, the second output transistor has a gate, an input and an output, the gate of the second output transistor is connected to the fourth clock signal line, the output of the second output transistor is connected to the first scanning signal line for outputting the non-active potential to the first scanning signal line and the input of the second output transistor is connected to a non-active potential line, and when the fourth clock signal becomes the active potential, the second output transistor outputs the non-active potential to the first scanning signal line. |