发明名称 MATCHLINE RETENTION FOR MITIGATING SEARCH AND WRITE CONFLICT
摘要 Systems and methods relate to a matchline receiver of a content-addressable memory (CAM). A matchline of the CAM, which provides a hit/miss indication for a search operation of a data word is provided to the matchline receiver. The matchline receiver comprises a retention circuit to provide a hit/miss output, wherein the retention circuit retains, at the hit/miss output, the hit/miss indication provided by the matchline during a first clock phase of a clock, even if the hit/miss indication provided by the matchline is modified by a write operation or an invalidation operation during the first clock phase.
申请公布号 WO2017030803(A1) 申请公布日期 2017.02.23
申请号 WO2016US45597 申请日期 2016.08.04
申请人 QUALCOMM INCORPORATED 发明人 NADKARNI, Rahul;GARG, Manish
分类号 G11C15/04 主分类号 G11C15/04
代理机构 代理人
主权项
地址