发明名称 Group III-N transistors on nanoscale template structures
摘要 A III-N semiconductor channel is formed on a III-N transition layer formed on a (111) or (110) surface of a silicon template structure, such as a fin sidewall. In embodiments, the silicon fin has a width comparable to the III-N epitaxial film thicknesses for a more compliant seeding layer, permitting lower defect density and/or reduced epitaxial film thickness. In embodiments, a transition layer is GaN and the semiconductor channel comprises Indium (In) to increase a conduction band offset from the silicon fin. In other embodiments, the fin is sacrificial and either removed or oxidized, or otherwise converted into a dielectric structure during transistor fabrication. In certain embodiments employing a sacrificial fin, the III-N transition layer and semiconductor channel is substantially pure GaN, permitting a breakdown voltage higher than would be sustainable in the presence of the silicon fin.
申请公布号 GB2524411(B) 申请公布日期 2017.02.15
申请号 GB20150010569 申请日期 2013.06.24
申请人 Intel Corporation 发明人 Han Wui Then;Sansaptak Dasgupta;Marko Radosavljevic;Benjamin Chu-Kung;Sanaz K Gardner;Seung Hoon Sung;Robert S Chau
分类号 H01L29/66;H01L29/20;H01L29/78 主分类号 H01L29/66
代理机构 代理人
主权项
地址