Output latch for accelerated memory access

摘要

An integrated circuit (IC) is disclosed herein for accelerating memory access with an output latch. In an example aspect, the output latch includes a data storage unit, first circuitry, and second circuitry. The data storage unit includes a first input node configured to receive a first input voltage, a second input node configured to receive a second input voltage, a first output node configured to provide a first output voltage, and a second output node configured to provide a second output voltage. The first circuitry is configured to accelerate a voltage level transition of the first output voltage at the first output node responsive to the first input voltage at the first input node. The second circuitry is configured to accelerate a voltage level transition of the second output voltage at the second output node responsive to the second input voltage at the second input node.

主权项

1. An integrated circuit comprising:
an output latch including:
a data storage unit comprising:
a first input node configured to receive a first input voltage;a second input node configured to receive a second input voltage;a first output node configured to provide a first output voltage; anda second output node configured to provide a second output voltage;first output transition circuitry coupled to the first output node and including a first control node coupled to the first input node, the first output transition circuitry configured to accelerate a voltage level transition of the first output voltage responsive to the first input voltage; andsecond output transition circuitry coupled to the second output node and including a first control node coupled to the second input node, the second output transition circuitry configured to accelerate a voltage level transition of the second output voltage responsive to the second input voltage.