发明名称 Method and apparatus for transmitting control information through uplink
摘要 A technique according to the present specification relates to a method and apparatus for transmitting control information, which support carrier aggregation, through an uplink. Particularly, bits to be transmitted through a physical uplink control channel (PUCCH) are acquired, and at least one channel state information (CSI) bit indicating a wireless channel state and a plurality of ACK/NACK bits related to a plurality of carriers are acquired and transmitted. In addition, the plurality of ACK/NACK bits and the CSI bit are encoded using different Reed-Muller coding blocks (a first Reed-Muller coding block and a second Reed-Muller coding block).
申请公布号 US9554370(B2) 申请公布日期 2017.01.24
申请号 US201314372182 申请日期 2013.01.15
申请人 LG Electronics Inc. 发明人 Kim Bong Hoe;Seo Dong Youn;Yang Suck Chel;Ahn Joon Kui
分类号 H04W72/04;H04L5/00;H04L1/00;H04L1/12 主分类号 H04W72/04
代理机构 Dentons US LLP 代理人 Dentons US LLP
主权项 1. A method of transmitting control information through an uplink in a wireless communication system which supports a plurality of carriers related to carrier aggregation, the method comprising: configuring bits to be transmitted through a physical uplink control channel (PUCCH)by acquiring at least one channel state information (CSI) bit representing a radio channel state and a plurality of ACK/NACK bits related to the plurality of carrier; encoding the plurality of ACK/NACK bits to a 32-bit sequence by using a first reed-muller coding block, and generating a first bit sequence by performing rate matching in which the 32-bit sequence encoded by the first reed-muller coding block is truncated or circular-repeated; encoding at least one CSI bit to the 32-bit sequence by using a second reed-muller coding block, and generating a second bit sequence by performing rate matching in which the 32-bit sequence encoded by the second reed-muller coding block is truncated or circular-repeated; interleaving the first bit sequence and the second bit sequence; and modulating the interleaved bit sequence, wherein an entire length of the first bit sequence and the second bit sequence is determined to be 48 bits, and an entire length of the interleaved bit sequence is determined to be 48 bits, wherein the first 24 bits of the interleaved bit sequence are transmitted through a first slot of a subframe, and the last 24 bits of the interleaved bit sequence are transmitted through a second slot of the subframe, wherein the interleaved bit sequence is modulated to a plurality of Quadrature Phase Shift Keying (QPSK) symbols, and wherein the encoding by first reed-muller coding block uses the same base sequence as the encoding by the second reed-muller coding block.
地址 Seoul KR
您可能感兴趣的专利