发明名称 PATTERNED WAFER GEOMETRY MEASUREMENTS FOR SEMICONDUCTOR PROCESS CONTROLS
摘要 Wafer geometry measurement tools and methods for providing improved wafer geometry measurements are disclosed. Wafer front side, backside and flatness measurements are taken into consideration for semiconductor process control. The measurement tools and methods in accordance with embodiments of the present disclosure are suitable for handling any types of wafers, including patterned wafers, without the shortcomings of conventional metrology systems.
申请公布号 EP3117454(A1) 申请公布日期 2017.01.18
申请号 EP20150811731 申请日期 2015.04.23
申请人 Kla-Tencor Corporation 发明人 VUKKADALA, Pradeep;SINHA, Jaydeep
分类号 H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址