发明名称 パワーオーバーデータラインの検出および分類スキーム
摘要 A PoDL system includes a PSE connected via a wire pair to a PD, where differential data and DC power are transmitted over the same wire pair. Typically, low voltage/current detection and classification routines are required upon every powering up of the system to allow the PD to convey its PoDL requirements to the PSE. Various techniques are described that simplify or obviate such start-up routines or enable increased flexibility for the PoDL system. Such techniques include: ways to specify a particular PD operating voltage; ways to disable the PD's UVLO circuit during such routines; using opposite polarity voltages for the two routines; using voltage limiters or surge protectors to convey the PoDL information; detecting loop resistance; using a PSE memory to store previous results of the routines; and powering the PD communication circuit using the wire pair while the PD load is powered by an alternate power source.
申请公布号 JP6061436(B2) 申请公布日期 2017.01.18
申请号 JP20150227412 申请日期 2015.11.20
申请人 リニアー テクノロジー コーポレイションLinear Technology Corporation 发明人 ジェフリー ヒース;デイビッド ドウェリー
分类号 H04L25/02;H02J1/00 主分类号 H04L25/02
代理机构 代理人
主权项
地址