发明名称 半導体集積回路及び電力消費抑制方法
摘要 PROBLEM TO BE SOLVED: To prevent data from being lost while power consumption is suppressed and improve the suppression effect of power consumption.SOLUTION: A retention FF circuit 28 of a register 26 includes: a data holding section 32 that holds data; and a retention section 34 in which data in the data holding section 32 is temporarily stored. When power consumption is suppressed, a power shutdown switch 40 operates and therefore the supply of a power supply voltage VDD to the data holding section is stopped. In addition, if a power shutdown switch 42 is operated when the power consumption is suppressed, power supply to the retention section is stopped.
申请公布号 JP6015294(B2) 申请公布日期 2016.10.26
申请号 JP20120211402 申请日期 2012.09.25
申请人 富士通株式会社 发明人 藤本 博昭
分类号 G06F1/32;G06F1/26;G06F1/30;H01L21/822;H01L27/04 主分类号 G06F1/32
代理机构 代理人
主权项
地址