发明名称 表示装置
摘要 A demultiplexer circuit (12) of a display device according to one aspect of the present invention includes signal input lines (Vn), control lines (BSW, GSW, and RSW), and sampling transistors (13R2, 13G2, and 13B1). Sampling transistors connected to one signal input line includes first and second sampling transistors. A first sampling transistor (13B1) includes a control electrode (17) which branches to a first branch part (17a) and a second branch part (17b), either one of an input electrode (15) and an output electrode (18) that are disposed between a first branch part (17a) and a second branch part (17b), and other one of an input electrode (15) and an output electrode (18) that are disposed outside of a first branch part (17a) and a second branch part (17b).
申请公布号 JP6005184(B2) 申请公布日期 2016.10.12
申请号 JP20140557452 申请日期 2014.01.14
申请人 シャープ株式会社 发明人 山口 尚宏;村上 祐一郎;佐々木 寧
分类号 G09F9/00;G09F9/30;G09G3/20;G09G3/36 主分类号 G09F9/00
代理机构 代理人
主权项
地址