DISTRIBUTED LC RESONANT TANKS CLOCK TREE SYNTHESIS

摘要

A technique for implementing a clock tree distribution network having a clock buffer and a plurality of LC tanks that each take into /consideration local capacitance distributions and conductor resistances. An AC-based sizing formulation is applied to the buffer and to the LC tanks so as to reduce the total buffer area. The technique is iterative and can be fully automated while also reducing clock distribution power consumption.