首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Boîte en carton
摘要
申请公布号
FR937264(A)
申请公布日期
1948.08.12
申请号
FRD937264
申请日期
1946.12.06
申请人
LES ETABLISSEMENTS HABERMACHER ET CAILLIERET
发明人
MARTIN JULES
分类号
B65D5/50
主分类号
B65D5/50
代理机构
代理人
主权项
地址
您可能感兴趣的专利
SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
METHOD TO FABRICATE A TRANSISTOR WHEREIN THE LEVEL OF STRAIN APPLIED TO THE CHANNEL IS ENHANCED
EMBEDDED PACKAGING WITH PREFORMED VIAS
LIQUID COMPOSITION AND ETCHING METHOD FOR ETCHING SILICON SUBSTRATE
CARBON DOPANT GAS AND CO-FLOW FOR IMPLANT BEAM AND SOURCE LIFE PERFORMANCE IMPROVEMENT
Self-Aligned Double Patterning
LOW-K DIELECTRIC GAPFILL BY FLOWABLE DEPOSITION
ION ENERGY BIAS CONTROL APPARATUS
CONDITIONING REMOTE PLASMA SOURCE FOR ENHANCED PERFORMANCE HAVING REPEATABLE ETCH AND DEPOSITION RATES
CHARGED PARTICLE BEAM WRITING APPARATUS AND CHARGED PARTICLE BEAM WRITING METHOD
COLD CATHODE SWITCHING DEVICE AND CONVERTER
COMPOSITE ELECTRONIC COMPONENT AND BOARD HAVING THE SAME
COMPOSITE ELECTRONIC COMPONENT AND BOARD HAVING THE SAME
METAL POWDER, METHOD FOR PRODUCING THE SAME, CONDUCTIVE PASTE INCLUDING METAL POWDER, AND MULTILAYER CERAMIC ELECTRONIC COMPONENT
METHOD FOR PRODUCING GRAIN-ORIENTED ELECTRICAL STEEL SHEET
LOCALISED ENERGY CONCENTRATION
MEMORY SYSTEM AND METHOD OF CONTROLLING MEMORY SYSTEM
SHIELDED VERTICALLY STACKED DATA LINE ARCHITECTURE FOR MEMORY
RESISTANCE CHANGE MEMORY CELL CIRCUITS AND METHODS
THREE-DIMENSIONAL THREE-PORT BIT CELL AND METHOD OF ASSEMBLING SAME
