发明名称 |
TECHNIQUES FOR COOPERATIVE EXECUTION BETWEEN ASYMMETRIC PROCESSOR CORES |
摘要 |
Various embodiments are generally directed to techniques for cooperation between a higher function core and a lower power core to minimize the effects of interrupts on a current flow of execution of instructions. An apparatus may include a lower power core comprising a first instruction pipeline, the lower power core to stop a first flow of execution in the first instruction pipeline and execute instructions of a handler routine in the first instruction pipeline to perform a first task of handling an interrupt; and a higher function core comprising a second instruction pipeline, the higher function core to, following the performance of the first task, schedule execution of instructions of a second task of handling the interrupt in the second instruction pipeline to follow a second flow of execution in the second instruction pipeline, the first task more time-sensitive than the second task. Other embodiments are described and claimed. |
申请公布号 |
US2016188344(A1) |
申请公布日期 |
2016.06.30 |
申请号 |
US201414583308 |
申请日期 |
2014.12.26 |
申请人 |
Intel Corporation |
发明人 |
TAMIR ELIEZER;FRIEDMAN BEN-ZION |
分类号 |
G06F9/38 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
1. An apparatus to control flows of execution comprising:
a lower power core of a processor component, the lower power core comprising a first instruction pipeline and the lower power core to stop a first flow of execution in the first instruction pipeline and execute instructions of a handler routine in the first instruction pipeline to perform a first task of handling an interrupt; and a higher function core of the processor component, the higher function core comprising a second instruction pipeline and the higher function core to, following the performance of the first task, schedule execution of instructions of a second task of handling the interrupt in the second instruction pipeline to follow a second flow of execution in the second instruction pipeline, the first task more time-sensitive than the second task. |
地址 |
Santa Clara CA US |