发明名称 SOLID STATE FAULT CURRENT LIMITER
摘要 A solid-state fault current limiter including a current splitting reactor, comprising a system current input, a passive current output and a control current output. A voltage control reactor includes a first end and a second end, the first end coupled to the control current output and the second end coupled to the passive current output. A fault current trigger circuit coupled in parallel with the voltage control reactor and configured to open when a fault current, received by the system current input, exceeds a predefined trigger current. A transient voltage control circuit coupled in parallel with the voltage control reactor to receive the fault current.
申请公布号 EP3036809(A1) 申请公布日期 2016.06.29
申请号 EP20140837747 申请日期 2014.08.19
申请人 VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC. 发明人 TEKLETSADIK, KASEGN D.;STANLEY, CHARLES L.;FERSAN, SEMAAN;LUBICKI, PIOTR
分类号 H02H9/02 主分类号 H02H9/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利