ELECTROSTATIC DISCHARGE POWER CLAMP WITH FAIL-SAFE DESIGN

摘要

Electrostatic discharge protection circuits and methods of fabricating an electrostatic discharge protection circuit, as well as methods of protecting an integrated circuit from a transient electrostatic discharge event. The electrostatic discharge protection circuit includes a power clamp device, a first timing circuit with a first resistor and a first capacitor that is coupled with the first resistor at a first node, and a second timing circuit including a second resistor and a second capacitor that is coupled with the second resistor at a second node. The electrostatic discharge protection circuit further includes a logic gate with a first input coupled with the first node, a second input coupled with the second node, and an output coupled with the power clamp device. The logic gate responds to voltages at the first and second nodes to control the impedance state of the power clamp device.

主权项

1. An electrostatic discharge protection circuit comprising:
a power clamp device; a first timing circuit including a first resistor and a first capacitor that is coupled with the first resistor at a first node; a second timing circuit including a second resistor and a second capacitor that is coupled with the second resistor at a second node; and a logic gate including a first input coupled with the first node, a second input coupled with the second node, and an output coupled with the power clamp device.