发明名称 DEFECT-AND-FAILURE-TOLERANT DEMULTIPLEXER USING SERIES REPLICATION AND ERROR-CONTROL ENCODING
摘要 A compound transistor (402) comprising: m branches; and n serially linked simple transistors in each of the m branches (410,412 and 411,413). Two or more serially connected transistors (410,412, and 411,413) are employed in each reversibly switchable interconnection, so that short defects in up to one less than the number of serially interconnected transistors does not lead to failure of the reversibly switchable interconnection.
申请公布号 EP2038750(B1) 申请公布日期 2016.05.11
申请号 EP20070796813 申请日期 2007.07.11
申请人 HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. 发明人 ROBINETT, WARREN;KUEKES, PHILIP, J.;WILLIAMS, STANLEY, R.
分类号 G06F11/10;H03K19/177 主分类号 G06F11/10
代理机构 代理人
主权项
地址