共有されるリードライト回路を有するタイルを含むメモリデバイス

摘要

A memory device comprising a plurality of simultaneously programmable banks, each bank comprising a plurality of memory tiles, each memory tile divided into a plurality of sub-tiles and a multi-level column and a multi-level row select for the plurality of memory tiles.