| 摘要 |
According to an embodiment of the present invention, a resistance variable memory apparatus comprises: a memory cell array; and a read/write circuit unit having a level of a reference value when performing a last verification different from that of a reference value when performing verification excluding the last time while a program and a verification cycle of the preset number are performed in response to the memory cell array. |
