发明名称 画像形成装置のエラー検知回路
摘要 Provided are an error detection circuit, a power source unit, and an image forming apparatus that are capable of detecting a short circuit state and an open circuit state of a power source output. An error detection circuit (53) includes an open circuit detection portion (531) that is connected to a power source portion (52) outputting a voltage to a capacitive load (62) and that outputs an error signal by determining an output of the power source portion (52) is in an open circuit state when an absolute value of the voltage is more than or equal to a first threshold value; a short circuit detection portion (532) that is connected to the power source portion (52) and that outputs an error signal by determining an output of the power source portion (52) is in a short circuit state when the absolute value of the voltage that the power source portion (52) outputs to the capacitive load (62) is less than or equal to a second threshold value; and a controller (190) that outputs an output instruction signal to the power source portion (52) and causes the open circuit detection portion (531) and the short circuit detection portion (532) to execute a detection operation for detecting the presence or absence of an error in that order.
申请公布号 JP5907768(B2) 申请公布日期 2016.04.26
申请号 JP20120059608 申请日期 2012.03.16
申请人 シャープ株式会社 发明人 小崎 勇輝
分类号 G03G21/00;G03G15/16;H02M7/06 主分类号 G03G21/00
代理机构 代理人
主权项
地址