POWER CONVERTER WITH CURRENT SENSING

摘要

A current sense arrangement for switched power converters is provided wherein the clock used for sampling a sensed current of a power stage of the switched power converter is derived asynchronously from a master clock such that the local clock and the master clock are de-correlated. De-correlation can be achieved by deriving the local clock from the master clock with a modulo-m-counter having a sequence length.