发明名称 |
Gate substitution based system and method for integrated circuit power and timing optimization |
摘要 |
A processing device can identify gates of an integrated circuit design having a slack value less than a predefined slack threshold. The processing device can further, for each of the identified gates, determine (i) a number of nodes of the integrated circuit design that experience a timing slack improvement if the gate is swapped with an alternative implementation having a reduced delay or (ii) a sum of timing slack improvements experienced by nodes of the integrated circuit design if the gate is swapped with the alternative implementation having a reduced delay. The processing device can still further swap the gate with the alternative implementation having the reduced delay if the determined number or sum is greater than a corresponding predetermined threshold. |
申请公布号 |
US9317641(B2) |
申请公布日期 |
2016.04.19 |
申请号 |
US201012880275 |
申请日期 |
2010.09.13 |
申请人 |
Oracle International Corporation |
发明人 |
Chowdhury Salim U.;Konstadinidis Georgios |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
Brooks Kushman P.C. |
代理人 |
Brooks Kushman P.C. |
主权项 |
1. A system for selecting gates for an integrated circuit design comprising:
at least one processing device configured to (I) identify gates of the integrated circuit design having a slack value less than a predefined slack threshold; and (II) for each of the identified gates, determine (i) a number of nodes of the integrated circuit design that experience a timing slack improvement if an identified gate is swapped with an alternative implementation having a reduced delay or (ii) a sum of timing slack improvements experienced by nodes of the integrated circuit design if an identified gate is swapped with the alternative implementation having a reduced delay, and (III) swap the gate with the alternative implementation having the reduced delay if the determined number or sum is greater than a corresponding predetermined threshold. |
地址 |
Redwood City CA US |