发明名称 |
PHASE-LOCKED LOOP (PLL)-TYPE RESOLVER/CONVERTER METHOD AND APPARATUS |
摘要 |
An apparatus and method for determining an angle ψ an estimate of a true angle θ from a resolver excitation signal Vex(t)=A sin(ωt) and modulated resolver output signals Vs(t,θ)=A×sin(θ)×sin(ωt) and VC(t,θ)=A×cos(θ)×sin(ωt), where ω is an angular frequency and t is time, is provided. The apparatus may include a converter comprising a closed loop phase-locked loop (PLL) system configured to produce an angle ψ and two digital signals BitØ(θ) and Bit1(θ) for estimating the true angle θ using Vex(t), Vs(t,θ) and VC(t,θ) signals. |
申请公布号 |
US2016102996(A1) |
申请公布日期 |
2016.04.14 |
申请号 |
US201514883493 |
申请日期 |
2015.10.14 |
申请人 |
QATAR UNIVERSITY |
发明人 |
BENAMMAR Mohieddine |
分类号 |
G01D5/14;H03K4/06;H03L7/08 |
主分类号 |
G01D5/14 |
代理机构 |
|
代理人 |
|
主权项 |
1. An apparatus for determining an angle ψ an estimate of a true angle θ from a resolver excitation signal Vex(t)=A sin(ωt) and modulated resolver output signals Vs (t,θ)=A×sin(θ)×sin(ωt) and VC(t,θ)=A×cos(θ)×sin(ωt) where ω is an angular frequency and t is time, the apparatus comprising:
a converter comprising a closed loop phase-locked loop (PLL) system configured to produce an angle ψ and two digital signals BitØ(θ) and Bit1(θ) for estimating the true angle θ using Vex(t), Vs(t,θ) and VC(t,θ) signals. |
地址 |
Doha QA |